Verilog Generate: Variable vs Signal Value

In this video we talk about a common generate block evaluation issue. We compare signal with generate variable. Find out why the design won’t compile and how to overcome this problem.