Renaming files and replacing strings in them
How many times did you have the task of creating a new UVC or testbench based on the old one?
Contact Us
Please, enter your details below. We will get back to you as fast as we can.
Menu
How many times did you have the task of creating a new UVC or testbench based on the old one?
Watch how Verification Engineer Tatjana Toroman lays out the way Cogita can cut through all of the irrelevant data found in large-sized logs, allowing us to see and work with only what we need!
Happy bug-hunting with Cogita!
We all know that large files can bog us down in debug, even using advanced editing tools, when using command lines is too slow and cumbersome.
Check out this video showing how Cogita can make handling large files and vast amounts of data easier and clearer, helping us hunt down bugs faster and more efficiently
What makes teamwork really work? How does a team leader lead?
See how using forming, storming, norming, and performing can help you level up and make your team’s stars shine brighter!
Find out all the steps you need to follow when mounting LittleFS on Linux Machine
In this video, find out how to start your first embedded project. You will learn how to generate C code for a specific microcontroller and how to toggle LED diode.
Learn how to manipulate RTL signals from UVM classes in this Vtool Tips & Tricks article, using UVM HDL Backdoor Access support routines.
In this Tips & Tricks video and article, we explain the problem of setting multiple interface instances to their respective agents within your verification environment.
In this video we talk about a common generate block evaluation issue. We compare signal with generate variable. Find out why the design won’t compile and how to overcome this problem.
Please, enter your details below. We will get back to you as fast as we can.
Please, enter your details below. We will get back to you as fast as we can.
We will get in touch soon.
Please, enter your details below. We will get back to you as fast as we can.