How to become friends with SystemVerilog macros?

All of us are using macro to define some values, etc, but do you know how to unleash the true form of macro?
All of us are using macro to define some values, etc, but do you know how to unleash the true form of macro?